About
verisnake is a work-in-progress Verilog implementation of Snake with VGA output, built as a possible final project for the Zero to ASIC Course.
Known limitations
- development: This is very much work in progress.
verisnake is a work-in-progress Verilog implementation of Snake with VGA output, built as a possible final project for the Zero to ASIC Course.
We’d like to use analytics cookies to understand how visitors use this site. See our Privacy Policy for details. Nothing else is tracked, and the site works the same either way.