Links, repository & details
About
verisnake is a work-in-progress Verilog implementation of Snake with VGA output, built as a possible final project for the Zero to ASIC Course.
Known issues & limitations
- development: This is very much work in progress.
More like verisnake
Sporadic
Active
Sporadic
Halted
Halted
Halted




